Automatic Virtual Platform Generation for Fast SoC Verification
نویسندگان
چکیده
منابع مشابه
Socrocket: a Virtual Platform for Soc Design
Both in the commercial and in the aerospace domain, the continuous increase of transistor density on a single die is leading towards the production of more and more complex systems on a single chip, with an increasing number of components. This brought to the introduction of the System-On-Chip (SoC) architecture, that integrates on a single circuit all the elements of a full system. This strive...
متن کاملCreating a Formal Verification Platform for IBM CoreConnect-based SoC
How to ensure functionality correctness in an SoC chip is a troublesome issue. This is because SoC is so complex that it is difficult to find errors in corner cases. Thus, bugs may exist even after thorough simulation and emulation. In contrast, formal verification provides 100% coverage with counterexamples and is expected to be a complementary solution. Hence, many researchers and designers a...
متن کاملOn automatic-verification pattern generation for SoC withport-order fault model
Embedded cores are being increasingly used in the designs of large system-on-a-chip (SoC). Because of the high complexity of SoC, the design verification is a challenge for system integrators. To reduce the verification complexity, the port-order fault (POF) model has been used for verifying core-based designs (Tung and Jou, 1998) . In this paper, we present an automatic-verification pattern ge...
متن کاملAutomatic Generation of Fast Timed Simulation Models for Operating Systems in Multiprocessor SoC Design
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The method generates the OS simulation models with the simulation environment as a virtual processor. Since the generated OS simulation models use real OS code, the presented method can mitigate the OS code equivalence problem...
متن کاملAutomatic IP Core generation in SoC
This paper presents performance comparison of two different techniques namely System generator for DSP (Sysgen) and HDL method in Embedded Development Toolkit (EDK) for developing a configurable optimized IP core for signal processing applications. This is performed by implementing and integrating the core in Xilinx System on Chip (SoC) platform with a target board of Xilinx Virtex-II Pro XC2VP...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Academia-Industrial cooperation Society
سال: 2008
ISSN: 1975-4701
DOI: 10.5762/kais.2008.9.5.1139